

Developing for NVIDIA Superchips Dr. John Linford, Principal Technical Product Manager

jlinford@nvidia.com





Stendarook University

Grace Hopper and Grace CPU Headlines in HPC


Introduction to NVIDIA Superchips

Programming Grace Hopper and Grace CPU Superchip

Porting and Optimizing for Grace CPU


Optimizing for Grace Hopper / Blackwell Coherent Memory

Universi



NVIDIA


NVIDIA AI Accelerated Computing Platform Hardware and Software Acceleration Across Every Workload and Vertical




Data Processing











Computer-aided Drug Design





Climate Simulation

Simulation


Quantum

Robotics & Industrial Digital Twins





TOP500/GREEN500



NVIDIA GH200 Grace Hopper Superchip

Built for the New Era of Al Supercomputing




NVLink-C2C


Energy Efficiency

50X MILC Efficiency vs 2S x86 CPUs **QFT Quantum Simulation**

Performance vs 2S x86 CPUs


Preliminary measured performance, subject to change Energy Efficiency: GH200 144GB vs 2S Xeon 8480+ CPU for MILC running dataset: Apex Medium TVIDIA. QFT Quantum Simulation: QFT 2S Xeon 8480+ vs GH200 144GB LLM Inference: Llama.cpp (2S 8480+) and TensorRT-LLM (GH200, H100) | Max Batch Llama2 70B | Throughput includes time to first token + token generation time





624GB High-Speed Memory | 4 PF AI Perf | 72 Arm Cores

Stop Brook Cumulative AI FLOPS Stony of 350 Story 300 300 300 Story 300 300 Story 300 S ce (Al Performan Cumulative



First European Grace Hopper **Supercomputer Online**

- Fastest Al Supercomputer in Europe
- 20 Exaflops of Al
- 10X more energy efficient than Piz Daint
- Powered by 10,000 Grace Hopper Superchips
- HPC and AI to Advance Weather, Climate (1km global) models), and Material Science




Hewlett Packard Enterprise















Performance of ICON-openACC (ICON-22 model production at MeteoSwiss) measured on March 18. 2024 | 64 GPUs in each case | DGX-H100 80 GB SXM4 | GH200 CG4 96 GB per GPU with power cap 560-660W per GPU & 128 GB LPDDR coupled atmosphere at R2B8 with ocean at R2B9 resolution (10 km atm + 5km ocean). Atm timestep 90 s, ocean step 5 minutes, coupling step 15 minutes. 90 atm levels, 72 ocean levels. ICON is a flexible, scalable, high-performance modeling framework for weather, climate and environmental prediction. It provides actionable information for society and advances our understanding of the Earth's climate system.





Single Node GH200 vs 2S Xeon Platinum 8480+ and CPU + Memory + GPU power Physics: MILC Apex Medium | MD: NAMD LaINDY_ColVars

Relative Energy Efficiency 28X 1X 5X


Physics MD NAMD MILC ■ x86 CPU ■ x86 + H100 **GH200 144GB**

1X





NVIDIA Grace CPU Superchip Breakthrough Performance and Efficiency for the Modern Data Center



Preliminary measured performance, subject to change Energy Efficiency: Grace CPU Superchip vs 2S AMD EPYC 9654 and Xeon Platinum 8480+. Geomean of OpenFOAM (Motorbike Large), WFR (CONUS12km), ICON (QUBICC 80 km resolution) specfm3d (four_material_simple_model) and Branson (3D_hohlraum_single_node) Weather: WRF (CONUS12km) Grace CPU Superchip vs 2S AMD EPYC 9654 Graph Analytics: GAP BS Breadth First Search




Green 500 Grace systems Performance, Energy

Graph Analytics



Performance vs x86 CPUs



144 Arm Neoverse V2 Cores | 234MB L3 Cache 3.2 TB/s NVIDIA Scalable Coherency Fabric | 960GB LPDDR5X


Isambard 3 University of Bristol

- predecessor
- Discovery, and Industrial HPC.

Grace CPU Supercomputer Over 55,000 Arm Neoverse V2 cores 2.7 PF of HPC Performance, 270 kW of power 6X more performance and energy efficiency vs. Built by HPE Enabling breakthroughs in Climate Science, Drug Stony Brook University St Stony Brook University St Stony Brook University St







FV Model – Classic Finite Volume Test Using 15 Million ALE Solids | Results subject to change.

		5
	X.	7

NVIDIA Grace Superchips



High Performance Power Efficient Cores

72 flagship Arm Neoverse V2 Cores with SVE2 4x128b SIMD per core 3.5 FP64 TFLOP/s TPeak

Fast On-Chip Fabric

3.2 TB/s of bisection bandwidth connects CPU cores, NVLink-C2C, memory, and system IO

High-Bandwidth Low-Power Memory

Up to 480 GB of data center enhanced LPDDR5X Memory that delivers up to 500 GB/s of memory bandwidth

Coherent Chip-to-Chip Connections


NVLink-C2C with 900 GB/s bandwidth for coherent connection to CPU or GPU

Industry Leading Performance Per Watt

Up to 2X perf / W over today's leading servers

The building block of the superchip


Stony Brook Unithe NVIDIA Grace CPU Brook University






- Grace Hopper and Grace Superchips
- Removes the typical cross-socket bottlenecks
- Up to 900GB/s of raw bidirectional BW
 - Same BW as GPU to GPU NVLINK on Hopper
- Low power interface 1.3 pJ/bit More than 5x more power efficient than PCIe
- Enables coherency for both Grace and Grace Hopper superchips

Stony Brook Universitink-c26 High Speed Chip to Chip Interconnect





One Powerful CPU – Two Superchip Configurations Grace CPU Superchip CPU Computing GH200 Grace Hopper Superchip Large Scale AI & HPC



More than "2x Stony Brook


Stony Brook University


Grace" Jniversity Stony

More than "Grace + Hopper" Brook Hopper

Brook University







NVIDIA Grace CPU + LPDDR5 Memory

- Memory:

NVIDIA Grace Hopper Superchip


"Super" \rightarrow more than a "chip" NVIDIA CPU + NVIDIA GPU w/o compromises

• 72 Arm-v9 Neoverse V2 CPU cores with SVE2. → Efficiency: 62pJ/DFMA (x86: ~99); 1.6x more efficient → Performance: 3.6 FP64 TFLOP/s

 \rightarrow High capacity: \leq 480 GB LPDDR5X (5pJ/bit vs 36 DDR) → High bandwidth: ≤ 500 GB/s

Low latency: less than competitors at peak bandwidth





NVIDIA Grace CPU + LPDDR5 Memory

- Memory:

NVIDIA Hopper GPU

- Memory:

NVIDIA Grace Hopper Superchip

"Super" \rightarrow more than a "chip" NVIDIA CPU + NVIDIA GPU w/o compromises

• 72 Arm-v9 Neoverse V2 CPU cores with SVE2. Efficiency: 62pJ/DFMA (x86: ~99); 1.6x more efficient → Performance: 3.6 FP64 TFLOP/s

 \rightarrow High capacity: \leq 480 GB LPDDR5X (5pJ/bit vs 36 DDR) → High bandwidth: ≤ 500 GB/s \rightarrow Low latency: less than competitors at peak bandwidth

→ High performance: 60 FP64 TC TFLOP/s

 \rightarrow High capacity: 96 GB HBM3 \rightarrow Extreme bandwidth \leq 4000 GB/s Threads are threads (not SIMD lanes)







Memory coherency: ease of use $\rightarrow AII$ threads – GPU and CPU – access system memory: C++ new, malloc, mmap'ed files, atomics, ... \rightarrow Fast automatic page migrations HBM3 \leftarrow \rightarrow LPDDR5X. \rightarrow Threads cache peer memory \rightarrow Less migrations.

• High-bandwidth: 900 GB/s (same as peer NVLink 4) → GPU reads or writes local/peer LPDDR5X at ~peak BW

 Low-latency: GPU→HBM latency →GPU reads or writes LPDDR5X at ~HBM3 latency

For all threads in the system memory is memory expected behavior + latency + bandwidth.


NVIDIA Grace Hopper Superchip

Soul is the new NVLink-C2C CPU ←→ GPU interconnect



📀 NVIDIA





JSO C++, ISO Fortran, Python: Threads are "threads" (ISIMD), memory consistency, automatic memory management, ...

Applications: complex code stays on CPU, infrequently used memory stays on DDR, large GPU memory capacity (600 GB).

 Easiest system to: Lasiest system to:
Iteach & learn heterogeneous programming \rightarrow parallelize applications \rightarrow use the right HW for each algorithm

NVIDIA Grace Hopper Superchip

Made V for any programming model Portable ISO C++, ISO Fortran, Python

Simplifies parallelization: less SW changes




The Grace Hopper Advantage for Developers

Existing GPU applications require no changes for Grace Hopper

- No new APIs
- No restructuring
- No new programming model
- Developers who choose to can optimize for the Grace Hopper platform
- - coherent accesses
- Porting from CPU to GPU is made simpler by Grace Hopper
 - **Coherent Memory Subsystem**
 - C2C interconnect
 - Programming model choice
- Some new capabilities may be unlocked
 - Larger data sets
 - Workflows that utilize both halves


• Existing GPU applications (fully or partially ported) will run better on Grace Hopper Data migration no longer required, may still be a performance optimization When data migrations happen, they happen faster due to C2C interconnect • CPU code will benefit from higher bandwidth memory, high thread performance,

Existing, stable Unified Memory APIs may be used for performance optimization Non-GPU applications will run unmodified and benefit from Grace architecture





Stone Ridge Technology "Leap Ahead with Hopper" https://stoneridgetechnology.com/company/blog/leap-ahead-with-hopper-2/



- modifications to the code

- **between GPU and CPU**

• For ECHELON, rebuilding was a trivial exercise, and the resulting binary "just worked" on the Grace Hopper Superchip with no further tweaking required

The performance gains were realized with no

• The average performance gain is 3.45x ± 1.07


The GPU portion of the code is performing so rapidly that whatever remains on CPU may be starting to illustrate Amdahl's law behavior


 It is also possible that the improved performance on Grace Hopper is due to the increased bandwidth

 Further optimization for the Grace Hopper system may provide more gains



Grace-Hopper Superchip Workload Performance









Stony Brook UnGrace CPU Superchip rook University **Grace CPU Superchip** rm Neoverse V2

	Architecture	Ar Armv9.0-
Cto Co	ores / Speed	144 cores, up
	Memory	LPDDR5x solo Up to 480GB
Stor	Cache	L1: 64KB i\$ + L2: 1MB per L3: 234MB pe
Stor	Power	500W includ
	Interfaces	Up to 8x PCIe
CHOF	Process Node	TSMC 4N
	Availability	Q3 2023

-A, SVE2 4x128b SIMD

up to 3.2GHz

dered down, 1TB/s BW per superchip

+ 64KB d\$ per core core er superchip

ding LPDDR5x memory

le Gen5 x16 HS interface






Jniversity Stony Brook University




Grace is a Compute and Data Movement Architecture NVIDIA Scalable Coherency Fabric (SCF) and distributed cache design Stony Brook University

- Stony Brook (
- Single Die: More efficient use of power
- 3,225.6 GB/s Bi-section BW
- 117MB of L3 cache
- Scalable to 72+ cores per die
- Local caching of remote die memory
- Supports up to 4-die coherency over Coherent NVLINK
- Background data movement via Cache Switch Network



Example possible fabric topology for illustrative purposes

Brook University



NUMA Nodes


Compute Dies

> 500 Watts (CPU + MEM)

900

GB/s worstcase n to n







Programming the NVIDIA Platform



Portable, Optimized, Accelerated Executable

NVIDIA Software Ecosystem

Advancing the state-of-the-art standards (Standard Language Parallelism, CUDA, etc.)

Optimized OSS or Vendor Software (Armv9)


Align with commercial momentum (CSP, Neoverse, etc.)

Arm Software Ecosystem (Armv8 SBSA)


The most common computing architecture on the planet

The Grace Software Ecosystem is Built on Standards The NVIDIA platform builds on optimized software from the broad Arm software ecosystem

Optimized Executable








Math	Communication	Data Analy
GPU	CF	Ŋ
	Wherever You Rui	N
Vorkstations	On Prem	

Stony Brook University HPCSDKy Brook University Available at developer.nvidia.com/hpc-sdk, on NGC, via Spack, and in the Cloud



Develop for the NVIDIA Platform: GPU, CPU and Interconnect Libraries | Accelerated C++ and Fortran | Directives | CUDA x86_64 | Arm Stony Brook University of Releases Per Year | Freely Available





HPC SDK Updates

HPC SDK 23.11:

- Unified memory support for stdpar, OpenACC, and CUDA C++/Fortran
- NVTX improvements for stdpar codes
 - Now you can see your stdpar in NSight: improved tools support, developer experience, performance optimizations
- **C-Fortran Interface**
 - Better multi-paradigm interoperability for mixed C, C++, and Fortran codes
 - F2008 MPI bindings for nvfortran
- C++20 Coroutines for CPU
 - Future GPU support will enable alternative async models for stdpar
 - Support for Grace Hopper in all bundled components
 - Compilers, Math Libraries, Networking, Tools.
 - HPC-X is the default MPI implementation optimized for NV platform
 - Grace(/Arm) performance (-tp=neoverse-v2)
 - Re-engineered vectorizer, intrinsics, system math library functions

Grace Hopper, unified memory, and more

• HPC SDK 24.3:

- Grace CPUs

• HPC SDK 24.5:

- New NVPL integrations
- Ubuntu 24.04 support

• C++ stdpar improvements

- Fortran stdpar improvements
- OpenACC improvements
- CUDA Fortran
- OpenMP Target Offload
- Unified Functions


 Improved compile speed for nvc++ • Up to 1.15x - 2x faster for some workloads • Unified memory support for OpenMP Target Offload Integrated NVIDIA Performance Library (NVPL) for

CUDA Fortran `unified` attribute

Improved memory model CLI for HPC Compilers

Unified Memory





Multi GPU Multi Node APIs Scalable and Grace Hopper Support

DGX H100 8 GPUs


NVLink Network DGX H100 Super POD

Infiniband Between Nodes

DGX GH200

256 Grace Hopper Superchips | 1EFLOPS AI Performance | **144TB** unified fast memory 900 GB/s GPU-to-GPU bandwidth | 128 TB/s bisection bandwidth





HPC/AI Software Ecosystem for Grace Developed by NVIDIA and the Arm OSS community **Developer Tools** NVIDIA NVIDIA Nsight + **Open Source and Commercial Conta** NVIDIA Bright Open Sched Cluste ust NGC + Source D Manag 51 and Open 20 Ζ 20 ulers Comme Filesystems Sourc **(1)** 9 Lustre, BeeGFS, Φ rcial $\mathbf{\cap}$ Spectrum Scale + and Source and C **Open Source and Commercial** P Commercial and C




0

nercial





NVIDIA Performance Libraries (NVPL) Optimized math libraries for NVIDIA CPUs














Grace CPU, 72 threads

Stony Brook Un Clang for NVIDIA Grace An optimized build of LLVM Clang for the NVIDIA Grace CPU

- Optimized builds of the open-source LLVM Clang compiler for rapid access to the latest LLVM improvements for the Grace CPU
- Certified CUDA host compiler
- Optimized compile times: 15% faster vs. mainline LLVM
- Current release based on LLVM 18.1.1
 - C compiler driver binary **clang**
 - C++ compiler driver binary clang++

 - OpenMP Runtime support **libomp**


www.developer.nvidia.com/grace/clang

Architecture	Linux Distributions
AAarch64	 Ubuntu 22.04 RHEL 9 CentOS 9 SLES 15-SP4

LLVM Linker - IId

CUDA Toolkit

12.2U2 and later



www.developer.nvidia.com/grace/clang



NVIDIA HPC Compilers

- Focused on application performance and programmer productivity
- High velocity, constant innovation
- Freely available with commercial support option


LLVM and Clang

- NVIDIA provides builds of Clang for Grace
- <u>https://developer.nvidia.com/grace/clang</u>
- Drop-in replacement for mainline Clang
- 100% of Clang enhancements for Grace are contributed to mainline LLVM

• GCC

- NVIDIA contributes to mainline GCC to support Grace
- Working with all major Linux distros to improve availability of Grace optimizations in GCC

Advancing the State-of-the-Art in Compilers NVIDIA invests in open source and commercial compilers for NVIDIA Grace



y Brook University Stony Brook University Stony Brook University Stony Brook University



NVIDIA Nsight has full feature-parity on GH200

 Anything you can do with Nsight tools on x86+Hopper, you can do on GH200 with the same workflow

GH200 has hundreds of performance counters (PMUs) Computational intensity, bandwidth, instruction mix...

Generally, all major debugging and profiling tools for x86+Hopper are available on GH200

Similar capabilities are provided by other tools on Grace

Stony Brook University

Debuggers and Profilers for GH200 and Grace CPU Superchip Full capability on Grace-Hopper

🗩 🗊 NVIDIA Nsight	Systems 2019.6.0	
<u>V</u> iew <u>T</u> ools <u>H</u> elp		
ect Explorer	Project 13 🗙 report1.qdrep 🗙 re	eporti
report15.qdrep		
report16.qdrep	Timeline View	
report17.qdrep	1s	+828
report23.qdrep	· Cr O (12)	_
report22.qdrep	 Threads (8) 	
report21.qdrep		
report8.qdrep	▼ 🗸 [21612] Smoke1 →	
report5.qdrep		
profile.qdrep	OS runtime libraries	Sr
profile.qdrep		2
profile.qdrep		
report5.qdrep	NVTX Selection NVIDIA Nsight S	system
report1.qdrep	<u>File View Tools Help</u> Project Explorer	Project
report18.qdrep	CUDA API report15.qdrep	
report19.qdrep	Profiler ove	📑 Tir
report1.qdrep	report23.qdrep	► CPL
report2.qdrep	✓ 【21622】S report22.qdrep report21.qdrep	
report7.qdrep	report8.qdrep	
report16.qdrep	OS runtime profile.qdrep	_ ▼
report20.qdrep	profile.qdrep	
report21.qdrep	P V [21021] S profile.qdrep	
dhl8.qdrep	report5.qdrep	
report20.qdrep	report18.qdrep	
profile_140819	Bottom-Up View report19.qdrep	
report1.qdrep	Filter 65, report2.qdrep	
report1.qdrep	report16.qdrep	·
profile_0_3545	Symbol Name report20.qdrep report21.qdrep	
profile_0_4441	▶ fibonacci(int) report12.qdrep	
report12.qdrep	report20.qdrep	
nmsv3.qdrep	OX7fa7dbd2e91 profile_140819 OX7fa7dbd78e(report1.qdrep	
profile_0_3232	Novffffffff81036: report1.qdrep	
report9.qdrep	▶ 0xfffffff81806€ □ profile_0_3545 ▶ 0xffffffff81806€ □ profile_0_4441	
2d.ns5.qdrep	Ox7fa7dbd2e9f report12.qdrep nmsv3.qdrep	
report2.qdrep	0x7fa7dbbde71 profile_0_3232	
report3.qdrep	Ox7fa7dbd2e91 report9.qdrep 2d.ns5.qdrep	
report4.qdrep	OX/Ta/dbbde/T report1.qdrep	
report5.qdrep	0x7fa7dbd2e91 report2.qdrep 0x7fa7dbbde71 report3.qdrep	Dette
📄 report6.qdrep 🚽	report4.qdrep	Botto
	report6.qdrep	T Fi
	report7.qdrep	Symb ▶ fibor
	nsys_profile.qd	► 0x71
	Report 165	▶ 0x7f
	Report 1023	 0xff 0xff
	pennant_sedov	► 0x71
	report1.qdstrm	▶ 0x7


	+842ms +
Specific Samples Sampling point Call stack at 1.832s: report1.qdrep × report2.qdrep × report3.qdrep × sp-dwarf.qdrep × sp-fbr.qdrep × sp-fp.qdrep × Imeline View 1s +820ms +820ms +825ms (PU (12) Theads (8) (V) [21612] Smoke1 *	• • • • • • • • • • • • • • • • •
Specific Samples Sampling point Call stack at 1.832s: /// Specific View * Proport2.qdrep * report3.qdrep * sp-dwarf.qdrep * sp-lbr.qdrep * sp-fp.qdrep * Piter * Pi	
Specific Samples Sampling point Call stack at 1.832s: /// Specific View * Proport2.qdrep * report3.qdrep * sp-dwarf.qdrep * sp-lbr.qdrep * sp-fp.qdrep * Piter * Pi	
Specific Samples Sampling point Call stack at 1.832s: /// Specific View * Proport2.qdrep * report3.qdrep * sp-dwarf.qdrep * sp-lbr.qdrep * sp-fp.qdrep * Piter * Pi	
Specific Samples Sampling point Call stack at 1.832s: /// Specific View * Proport2.qdrep * report3.qdrep * sp-dwarf.qdrep * sp-lbr.qdrep * sp-fp.qdrep * Piter * Pi	
Call stack at 1.832s: ystems 2019.6.0 Project 13 × report1.qdrep × report2.qdrep × report3.qdrep × sp-dwarf.qdrep × sp-lbr.qdrep × sp-fp.qdrep × Image: Timeline View Is +825ms +825ms +830ms +835ms +840ms +855ms +855ms + CPU (12)	
ystems 2019.6.0 Project 13 X report1.qdrep X report2.qdrep X report3.qdrep X sp-dwarf.qdrep X sp-lbr.qdrep X sp-fp.qdrep X Timeline View CPU (12) CPU (12) Timeads (8) CPU (12] Timeads (8) Timea	
Project 13 X report1.qdrep X report2.qdrep X report3.qdrep X sp-dwarf.qdrep X sp-lbr.qdrep X sp-fp.qdrep X Timeline View	
Image: Second secon	
1s +820ms +825ms +830ms +835ms +840ms +845ms +850ms +855ms + CPU (12)	
 CPU (12) Theads (8) ✓ [21612] Smoke1 ✓ 	
 Theads (8) ✓ [21612] Smoke1 	
CS runtime libraries	
N TX frame [16.765 ms] frame [18.050 ms] frame [15.166	5 ms]
CI DA API CudaMemcpy CudaMemcpy CudaMemcpy CudaMemcpy	ру
Profiler overhead 1s 853.096ms -34.893 ms	
• [1 1622] smokeParticles • •<	0000000000000000
O: runtime librariesRemove Filterpthread_cond_timedwait	arget-linux
[1616] [NSys] • Zoom in Image: Common test of test	angee mu
Image: Note of the sector o	00000000000000000
[21621] smokeParticles -	
21617] [NSys Comms] •	
21619] smokeParticles +	
[21620] smokeParticles -	•
Pottom Up View - Process [21612] smakeParticles (1 of 9 threads)	• •
Bottom-Up View Process [21612] smokeParticles (1 of 8 threads) Filter 99.70% (64,827 samples) of data is shown due to applied filters. Search	
Symbol Name Self, % A Module Name	
bit 63.23 /home/rknight/test/190920/NsightSystems-linux-public-2019.6.0.106-dbae87d/target-linux- > 0x7fa7dbd2e9f6 5.77 /usr/lib/x86_64-linux-gnu/libcuda.so.418.67	nux-x64/smok
 0x7fa7dbd2e9ff 0x7fa7dbd78e69 0.91 /usr/lib/x86_64-linux-gnu/libcuda.so.418.67 0.91 /usr/lib/x86_64-linux-gnu/libcuda.so.418.67 	
• 0xfffffff810362d9 0.70 [kernel.kallsyms] • 0xffffffff81806e50 0.67 [kernel.kallsyms]	
• 0x7fa7dbd2e9f0 0.66 /usr/lib/x86_64-linux-gnu/libcuda.so.418.67	
 v37fa7dbbde7fa v37fa7dbbde2fa v37fa7dbd2e9f8 v60 /usr/lib/x86_64-linux-gnu/libcuda.so.418.67 	
> 0x7fa7dbdd2e918 0.00 //ds//lib/x86_04-linux-gnd/libcuda.so.418.67 > 0x7fa7dbbd2o0f4 0.55 /usr/lib/x86_64-linux-gnu/libcuda.so.418.67	

Stony Brook University Stony Brook University



Porting and Optimizing for NVIDIA Grace CPU





Brook University

Reuse

- NGC
- Your Linux Distro's Package Manager

Recompile


- NVIDIA Compiler
- GCC
- LLVM
- Spack or EasyBuild

Stony Brook Expectation: It Just Works Ook Universit Most applications will recompile easily and work "out of the box"


Optimize

- NVIDIA Nsight
- Arm Forge
- High core count • Perf, PAPI, TAU, Score-P, ...
- Threads-per-process
- Update tests

Run



📀 NVIDIA



Recompile and reconfigure runtime parameters

Job done!

Found on Arm at another HPC center **Already Ported** 43%

y Brook University

Brook University

Stony Brook University Stony Brook University



- Beware of non-standard build systems
- Beware of non-standard default compilers
- Log the build, then check the log afterward

Use Standards-compliant Multi-platform Compilers

You're not porting to Arm. You're porting <u>away</u> from ifort, xlf, etc.

Use any portable multi-platform compiler: NVIDIA, GCC, LLVM, etc.


Use the most recent compiler possible. GCC 12+ is strongly recommended.

icc, ifort, xlf, etc. may be hard-coded into the build system Be explicit about which compiler to use. Don't let the build system make assumptions

Check default compiler commands (cc, fc, gcc, etc.) invoke a recent compiler Use `mpicc -show` to verify that MPI compiler wrappers invoke the right compiler












No Cross Compiling! Just Don't. All popular build systems are supported – and *performant* – on Arm

- GCC and LLVM are excellent Arm compilers
 - Auto-vectorizing, auto-parallelizing, tested, in production
 - Arm & partners are the majority of GCC contributors
- All major build systems and tools work on Arm
 - CMake, Make, GNUMake, EasyBuild, Spack etc.
- Compiler & build system performance is excellent
 - Ampere Altra compilation performance is on is on-par with AMD EPYC 7742 – you do not need to cross compile









https://www.anandtech.com/show/16315/the-ampere-altra-review/8



- Remove all architecture-specific flags: -mavx, -mavx2, etc.
- Remove -march and -mtune flags
 - These flags have a different meaning on aarch64

Use -Ofast -mcpu=native

- gfortran may benefit from -fno-stack-arrays

Stony Brook University Stony Brook University

Selecting GNU and LLVM Compiler Flags for Grace

Similar flags have different meanings across compilers and across platforms

• See <u>How to Optimize for Arm and not get Eaten by a Bear</u> for details

 If fast math optimizations are not acceptable, use -03 -ffp-contract=fast • For even more accuracy, use -ffp-contract=off to disable floating point operation contraction (e.g. FMA) Can also use -mcpu=neoverse-v2, but -mcpu=native will "port forward" Use -flto to enable link-time optimization

• The benefits of link-time optimization vary from code to code, but can be significant • See https://gcc.gnu.org/onlinedocs/gcc/Optimize-Options.html for details

Apps may need -fsigned-char or -funsigned-char depending on the developer's assumption



__atomic_add_fetch(&var, num, __ATOMIC_RELAXED) GCC 12.3 on Grace

Missing ISA Extensions: i8mm and bf16

	.arch armv9-a+crc
	TILE TOO.C
	.text
	.align 2
	.global main
	.type main, %function
main:	
.LFB0	
	.cfi_startproc
	sub sp, sp, #16
	.cfi_def_cfa_offset 16
	str wzr, [sp, 8]
	mov w0, 1
	str w0, [sp, 12]
	ldr w1, [sp, 12]
	add x0, sp, 8
	ldadd w1, w0, [x0] Atomic Add
	mov wø, ø
	add sp, sp, 16
	.cfi_def_cfa_offset 0
	ret
	.cfi_endproc
.LFE0	
	.size main,main
	.ident "GCC: (GNU) 12.3.0"
	.section .note.GNU-stack,"",@progbi

-march=armv9-a **Correct instruction, limited ISA**

	Armv	8: No SVE!
	.align .global	aarch64_ldadd4_relax
main .LFB0:		
	<mark>stp</mark> .cfi_de	artproc x29, x30, [sp, -32]! f_cfa_offset 32 fset 29, -32
	mov str	<pre>fset 30, -24 x29, sp wzr, [sp, 24]</pre>
	ldr	<pre>w0, 1 w0, [sp, 28] w2, [sp, 28] w0 = 24</pre>
	add mov mov	x0, sp, 24 x1, x0 w0 w2
	bl mov ldp	aarch64_ldadd4_relax w0, 0 x29, x30, [sp], 32
	.cfi_re .cfi_re	store 30 store 29 f_cfa_offset 0
	.cfi_en	

-mtune=neoverse-v2 Library call instead of atomic instruction, limited ISA

Correct ISA

.arch armv9-a+crc+profile+rng+memtag+sve2-bitperm+i8mm+
.file "foo.c"
.text
.align 2
.global main
.type main, %function
.cfi_startproc
sub sp, sp, #16
.cfi_def_cfa_offset 16
str wzr, [sp, 8]
mov w0, 1
str w0, [sp, 12]
ldr w1, [sp, 12]
add x0. sp. 8
ldadd w1, w0, [x0] Atomic Add
mov wu, u
add sp, sp, 16
.cfi_def_cfa_offset 0
ret
.cfi_endproc
.size main,main
.ident "GCC: (GNU) 12.3.0"
.section .note.GNU-stack,"",@progbits

-mcpu=neoverse-v2 (or -mcpu=native) **Correct instruction, correct ISA**



🥺 NVIDIA.

 Prefer Netlib BLAS/LAPACK and FFTW interfaces Building on these interfaces enables compatibility

• NVPL • gcc -DUSE_CBLAS -ffast-math -mcpu=native -03 \ -I/PATH/TO/nvpl/include \ -L/PATH/TO/nvpl/lib \ -o mt-dgemm.nvpl mt-dgemm.c \ -lnvpl_blas_lp64_gomp

ArmPL


• gcc -DUSE_CBLAS -ffast-math -mcpu=native -03 \ -I/opt/arm/armpl-23.10.0_Ubuntu-22.04_gcc/include \ -L/opt/arm/armpl-23.10.0_Ubuntu-22.04_gcc/lib -o mt-dgemm.armpl mt-dgemm.c \ -larmpl_lp64

 ATLAS, OpenBLAS, BLIS, ... Community supported with some optimizations for Neoverse V2. Works on Grace, but unlikely to outperform NVPL and ArmPL. A good compatibility option.

Porting Applications that use Math Libraries: MKL, OpenBLAS, etc. Several library options to choose from

libnvpl_blas_ilp64_gomp.so libnvpl_blas_ilp64_seq.so libnvpl_blas_lp64_gomp.so libnvpl_blas_lp64_seq.so libnvpl_fftw.so libnvpl_lapack_ilp64_gomp.so libnvpl_lapack_ilp64_seq.so libnvpl_lapack_lp64_gomp.so libnvpl_lapack_lp64_seq.so libnvpl_rand_mt.so libnvpl_rand.so libnvpl_scalapack_ilp64.so libnvpl_scalapack_lp64.so libnvpl_sparse.so libnvpl_tensor.so





ranch O	
ranch 1	
Single-Cycle 0	
Single-Cycle 1	
Single-Cycle 2	
Single-Cycle 3	
gle/Multi-Cycle 0	
gle/Multi-Cycle 1	
/SIMD 0	
/SIMD 1	
/SIMD 2	
/SIMD 3	
d/Store 0	
d/Store 1	
_oad 2	
re Data O	
re Data 1	
Order	

- Full core frequency at 100% 512b SIMD utilization With all cores at 100%, a fully loaded socket may downclock about 200MHz
- Each SIMD unit can retire NEON or SVE2 instructions
- On this architecture, SVE2 and NEON have the same peak performance ...
- ... but SVE2 can vectorize more complex codes and supports more data types than NEON
- In practice, SVE2 typically outperforms NEON

SIMD in NVIDIA Grace

4x128b SIMD units = 512b SIMD vector bandwidth

der Stony Brook University



Porting Assembly and Vector Intrinsics Translate intrinsics to port functionality, then focus on performance tuning

- - SSE2NEON: <u>https://github.com/DLTcollab/sse2neon</u>

Follow Arm's documentation on rewriting x86 vector intrinsics

- Coding for NEON [https://developer.arm.com/documentation/101725/0300/Coding-for-Neon]

Arm assembly is simpler than x86

- register to an Arm register when porting code.
 - Complex x86 instructions will become multiple Arm instructions

• For a quick fix, use a drop-in header-based intrinsics translator

Demonstration: <u>https://www.nvidia.com/en-us/on-demand/session/gtcspring22-s41702/</u>


• Porting and Optimizing HPC Applications for Arm SVE [https://developer.arm.com/documentation/101726/latest]

• Arm processors have a much simpler and general set of registers than x86. Just assign a one-to-one mapping from an x86

SIMD Everywhere (SIMDe): <u>https://github.com/simd-everywhere/simde</u> tony Brook University

Stony Brook University Stony Brook University






Porting x86 Intrinsics: BWA-MEM2 Auto-translation overhead is offset by CPU performance advantage Scope of "porting" work, no optimization done: ~3 hours of developer time to investigate and add: #include: AVX -> Vendor Nonspecific SIMD Wrapper 221W https://github.com/simd-everywhere/simde **Tools:** Compilers: Clang 16 (NVIDIA) Compile options: GCC 12 and SIMDe 365W **Comparison:** Precompiled binaries on x86 HG002 dataset from Illumina paired-end sequencers Complete human genome at 30x coverage **Run configuration:** Similar configuration overhead to moving between Intel & AMD • Grace: jemalloc + transparent huge pages Normalized Performance / Watt • Intel: AVX512 intel-optimized version on SPR

Sapphire Rapids (52c)







📀 NVIDIA.

Neoverse V2 Core Details




Arm[®] Neoverse[™] V2 Core Technical Reference Manual


- Arm Neoverse V2 implements Armv9.0-A architecture
 - Extends Armv8.[0-5]-A architecture
 - 128-bit vector length SVE & SVE2
 - 128-bit vector length ASIMD (a.k.a., NEON)
 - Learn the architecture Understanding the Armv8.x and Armv9.x extensions
- Separate L1 data and instruction caches
 - L1 instruction memory system
 - 64KB, 4-way set associative, 64B cache line
 - Fully associative L1 instruction TLB, support for {4,16,64}KB and 2MB page sizes
 - 1536-entry, 4-way skewed associative LO MOP cache
 - Dynamic branch predictor
 - L1 data memory system
 - 64KB, 4-way set associative, 64B cache line
 - Fully associative L1 data TLB, support for {4,16,64}KB page sizes and {2,512}MB block sizes

 Private, unified data and instruction L2 cache • 1-2MB (1MB for Grace), 8-way set associative

Overview

	Core
L1 instruction memory system	
L1 instructio cache	
L1 instructio TLB	
Macro- operation cache	
MN	
Ti RBE ເ	








Arm Neoverse V2 Core Core pipeline & general information Arm Neoverse V2 Core Software Optimization Guide Up to 8 instructions decoded into internal MOPs Each MOPs can be split into 2 uOPs Total of 16 uOP with some limitations 2, 4 or 6 uOPs depending on the pipelines used • FP/ASIMD pipelines process FP, NEON, SVE and SVE2 Fetch Some instructions might use more than one pipeline e.g., gather load will use a Load and FP/ASIMD pipelines Instruction latency/throughput is variable • 4x Scalar/NEON/SVE FP64 FMA per cycle Intrinsics – Arm Developer

Includes intrinsic to assembly code information



OUT OF ORDER



Stony Brook Uni Arm Neoverse V2 Core Write streaming mode

- Avoids polluting cache when writing big chunks of data with no reads e.g., memset to initialize data structures
- Enabled when core detects when a full cache line has been written before the line fill completes • i.e., you write to cache faster than you load cache lines with memory locations being written to
- While in streaming mode
 - Loads behave as normal
 - Writes lookup cache, if miss, write to L2 cache or system memory instead of generating a line fill
- Streaming mode is disabled when
 - System detects a cacheable write burst that is not a full cache line
- Examples
- a[i] = b[i] + c[i] will cause the core to go into streaming mode • a[i] = a[i] + c[i] will keep the core in non-streaming mode

Stony Brook University Stony Brook University

Brook University Stony Brook University

Nersity Stony Brook University

There is a load operation from the same line that is being written to L2 cache
 BOOK OF CONTRACT STOCK



Memory alignment

- Generally, no penalty for unaligned memory accesses
- Penalty can occur when
 - Crossing cache line (64B) boundary
 - Quad word loads that are not 4B aligned
 - Stores that cross a 32B boundary

Memory routines

- memcpy
 - Unroll loop to include multiple loads and store ops per iteration
- Align loads to 16B boundary when possible
 - Use non-writeback forms of LDP/STP (load/store pair of registers)
 - memset
 - Unroll loop to include multiple stores per iteration
- Branch instruction alignment
- AES encryption/decryption

Stony Brook Uni Arm Neoverse V2 Core Special considerations for compilers and low-level library developers

• For memset to 0, use DC ZVA instructions instead of store (might be not recommended for small memsets)

Avoid placing more than four branch instructions within an aligned 32B instruction memory region


At least 8 data chunks should be interleaved to achieve full pipeline utilization Pairs of dependent AESE/ASEMC and AESD/AESIMC instructions should be adjacent in code and using the same destination register

iversity Stony Brook University



Optimizing for Coherent Memory







GPU Memory is Visible to the Operating System Standard operating system commands work on the GPU

STA	101	1 R	rc	10k	
•••	nvid	ia@localhost:	~		r
nvidia@localhost:~\$ num	actl -H				
available: 9 nodes (0-8)				
node 0 cpus: 0 1 2 3 4					
26 27 28 29 30 31 32 3					49 50 51
2 53 54 55 56 57 58 59	60 61 62 63 6	4 65 66 67 68	3 69 70 7	1	
node 0 size: 490310 MB		CPU			
node Ø free: 475425 MB		CPU			
node 1 cpus:					
node 1 size: 96768 MB		GPU			
node 1 free: 96767 MB					
node 2 cpus:					
node 2 size: 0 MB					
node 2 free: 0 MB					
node 3 cpus:					
node 3 size: 0 MB					
node 3 free: 0 MB					
node 4 cpus:					
node 4 size: 0 MB node 4 free: 0 MB					
node 5 cpus:					
node 5 size: 0 MB					
node 5 free: 0 MB		MIG			
node 6 cpus:					
node 6 size: 0 MB					
node 6 free: 0 MB					
node 7 cpus:					
node 7 size: 0 MB					
node 7 free: 0 MB					
node 8 cpus:					
node 8 size: 0 MB					
node 8 free: 0 MB					
node distances:					
node 0 1 2 3 4	4567	8			
0: 10 80 80 80 8	0 80 80 80	80			
1: 80 10 255 255	255 255 25	5 255 255			
2: 80 255 10 255	255 255 25	5 255 255			
	255 255 25				
4: 80 255 255 255					
5: 80 255 255 255					
6: 80 255 255 255		0 255 255			
7: 80 255 255 255		55 10 255			
8: 80 255 255 255		55 255 10			
nvidia@localhost:~\$ fre	· · ·	C		h	
total	used	free	shared	buff/cache	availabi
Mem: 573	11	558	1	3	54
Swap: 0	0	0			
nvidia@localhost:~\$					


node Ø cpus: Ø 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 5 2 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 node 0 size: 490310 MB node 0 free: 475425 MB node 1 cpus: node 1 size: 96768 MB Hopper GPU appears to the OS as a node 1 free: 96767 MB NUMA node with no CPU cores




nvidia@localhost:/home/nvidia/jlinford/mt-dgemm/src\$ numactl -m1 ./mt-dgemm.nvpl 5000 1 1 1 0 1 1 Matrix size input by command line: 5000 Can use numactl to put CPU Repeat multiply 1 times.


Total system memory capacity is CPU (480GB) + GPU (96GB) shared buff/cache available free 558 з 541

application data in GPU memory application data in GPU memory















IVersity $\mathbf{O}\mathbf{O}$ HOPPER GPU PHYSICAL GPU-resident MEMORY access Page B Translates CPU malloc() to CPU or GPU


62








High Bandwidth Memory Access & Automatic Data Migration









📀 NVIDIA

High Bandwidth Memory Access & Automatic Data Migration





But Hopper can access its own memory at full HBM speed of 4000 GB/sec

Bandwidth for GPU stream kernels accessing GPU memory

Stony Brook University at full HBM speed of 4000 GB/sec



Memory Allocators Impact Data Placement and Movement CUDA 12.4 Malloc/mmap cManaged Brook University Brook University Brook University

	cudaMalloc	cudaMallocManaged	Malloc/mmap
Placement Oby Bro	GPU	Stony Brook	University
Page size	2MB	Stony Brook	University
Which processor can access ?	GPU		
How does access happen ?	GPU MMU	Stony Brook	University
What can the driver do for my app ?		Stony Brook	University
What can I do for my app ?	Think how to potential leverage coherent systems		
JUIY DIU	UKUIIVEISILY	JULIY DIUUK	UIIVEISILY
			University


Memory Allocators Impact Data Placement and Movement

Stony Brook I

	cudaMalloc	cudaMalloc
Placement Ony Bro	GPU University	First touch
Page size	2MB	hybrid, 64K for C for GPU
Which processor can access ?	GPU	Both CPU and GF
How does access happen ?	GPUMMU	Fault on first acc page [2]
What can the driver do for my app ?	5k University	Fault or Access c
What can I do for my app ?	Think how to potential leverage coherent systems	Use CUDA APIs t memory
SLOHY DIU	JKUIIVEISILY	SLOHY

- 1. mTHP will allow 2MB page sizes Linux kernel 6.9 patch or hugeTLB
- 2. Unless Memadvise with preferred location and setAccessedBy are set
- 3. Pages don't migrate back to CPU due to lack of access counters

el 6.9 patch or hugeTLB and setAccessedBy are set ck of access counters




Brook University

Memory Allocators Impact Data Placement and Movement CUDA 12.4


	cudaMalloc	cudaMallocManaged	System (malloc/mmap/
Placement Oby Bro	GPU University	First touch	First touch
Page size	2MB	hybrid, 64K for CPU and 2MB for GPU	64K (system page) [1]
Which processor can access ?	GPU	Both CPU and GPU	Both CPU and GPU
How does access happen ?	GPU MMU	Fault on first access and move page [2]	Direct access over C2C us ATS [2]
What can the driver do for my app ?	ok University	Fault or Access counters [2]	Using access counter to migrate memory CPU -> G
What can I do for my app ?	Think how to potential leverage coherent systems	Use CUDA APIs to manage memory	Use CUDA APIs to manage memory
1. mTHP will allow 2MB page sizes L			

- will allow ZIVIB page Sizes Linux Kernel 6.9 patch of huge LB
- 2. Unless Memadvise with preferred location and setAccessedBy are set
- 3. Pages don't migrate back to CPU due to lack of access counters



≥ NVIDIA

Grace UVM Migration Enhancements: CUDA C++ & CUDA Fortran Maximum portable performance to NVIDIA HW out-of-the-box & without any changes



- Unified Memory
 - Available on *most* platforms supported by CUDA 12.x: GH, P9+V100, PCIe x86 & Arm, etc.
 - Same Unified Memory Programming Model for all platforms: "memory accesses just work" + "hints".

Unified Memory Hints

- *Hints* only impact performance, not results.
- cudaMemAdvise hints: PreferredLocation, AccessedBy.
- cudaMemPrefetch hints: prefetch to NUMA node.
- Works with cudaMallocManaged memory on all supported Unified Memory platforms
- Work with system allocated memory (e.g. malloc) on Grace Hopper and systems with HMM



69



Mem

System-alloca (malloc, mmap CUDA manage (cudaMallocM **CUDA device** (cudaMalloc)

CUDA host m (cudaMallocH

cudaMem

Advices PreferredLocation AccessedBy ReadMostly

Devices G

cudaMemPrefetchAsync(ptr, nbytes, destination, stream);

Destinatio

CUDA Explicit Memory Allocators


nory	Placement	Access-	Accessible Fron			
		based Migration	CPU	GPUs		
cated ip)	First-touch					
jed /lanaged)	ed) (GPU CPU)					
memory	GPU	×	×			
hemory lost)	CPU	×				
and many	others: interpro	ocess, virtual, 1	fabric,			


CUDA Unified Memory Hints

mAdvise(ptr,	nbytes,	advice,	device));
	,			/)

GPU id	CPU	CPU Numa Node	

ns GPU id	CPU	CPU	Numa	Node
-----------	-----	-----	------	------






Wrap Up



Stony Brook Universions

- NVIDIA Grace Hopper improves developer velocity
- Use the compilers, libraries, and tools you already use • ... as long as they are standards-compliant and multi-platform
- Expect software to work; expect software to perform well
- Tune Grace CPU performance with compilers and libraries
 - Update compiler flags
 - Use compiler autovectorization
 - Use de-facto standard library APIs like Netlib BLAS and FFTW
- Tune for coherent memory with memory allocators and CUDA UM hints Use CUDA-managed memory to unlock coherent memory capability Use CUDA unified memory hints to improve performance



OS

Arm Server Ready Platform

Grace UVM Migration **Enhancements:** CUDA C++ & CUDA Fortrar

out-of-the-box & without any change

- No new APIs No changes to existing APIs
- Available on most platforms supported by CUDA 12. GH, P9+V100, PCIe x86 & Arm, etc Same Unified Memory Programming Model for all platfor

Unified Memory Hint

lints only impact performance, not resul

memory accesses just work" + "hints"

- JdaMemAdvise hints: PreferredLocation. Acces
- **cudaMemPrefetch** hints: prefetch to NUMA node Works with cudaMallocManaged memory on all suppor
- Inified Memory platforms
- Work with system allocated memory (e.g. malloc) on Grace Hopper and systems with HMN

CUDA Explicit Memory Allocators

CPU	GPUs
×	
	al, fabric,

CUDA Unified Memory Hints

eferredLocation AccessedBy ReadMostl

ations GPU id CPU CPU Numa Node





- 72 Grace CPU Arm cores 40 PetaFLOPS FP4 Al Inference
- 20 PetaFLOPS FP8 AI Training
- 16 TB/s of GPU memory bandwidth

864 GB Fast Memory

ersity Stony Brook University





36 GRACE CPUs 72 BLACKWELL GPUs Fully Connected NVLink Switch Rack


720 PFLOPs 1,440 PFLOPs 27T params 130 TB/s 260 TB/s







nv Brook L Grace CPU Benchmarking Guide https://nvidia.github.io/grace-cpu-benchmarking-guide/



rd.driver.blacklist=nouveau nouveau.modeset=0 earlycon module blacklist=nouveau acpi_power_meter.force_cap_on=y

numa_balancing=disable init_on_alloc=0 preempt=none

ightarrow C 😄 nvidia.github.io/grace-cpu-benchmarking-guide/platform/software.html 🛛 🛧 🔤 🖸 📔

NVIDIA Grace CPU Benchmarking Guide

8 0 C

Benchmarking Software Environment

Begin by installing all available software updates, for example, sudo apt update && sudo apt upgrade on Ubuntu. Use the command ldd --version to check that GNU binutils version is 2.38 or later. For best performance, GCC should be at version 12.3 or later. gcc --version will report the GCC version.

Many Linux distributions provide packages for GCC 12 compilers that can be installed alongside the system GCC. For example, sudo apt install gcc-12 on Ubuntu. See your Linux distribution's instructions for installing and using various GCC versions. In case your distribution does not provide these packages, or you are unable to install them, instructions for building and installing GCC are provided below.

A Recommended Software Stack

This guide shows a variety of compilers, libraries, and tools. Suggested minimum versions of the major software packages used in this guide are shown below, but any recent version of these tools will work well on NVIDIA Grace. Installation instructions for each package are provided in the associated link.

Package	Minimum Version	Link		
NVIDIA HPC SDK	23.11	https://developer.nvidia.com/hpc-sdk		
NVIDIA Clang for Grace	16.0.5	https://developer.nvidia.com/grace/clang		
GNU Binutils	2.41	https://ftp.gnu.org/gnu/binutils/binutils-2.41.tar.xz		
GNU GCC	12.3	https://ftp.gnu.org/gnu/gcc/gcc-12.3.0/gcc-12.3.0.tar.xz		
UCX	1.14.1	https://github.com/openucx/ucx/releases/tag/v1.14.1		
OpenMPI	4.1.5	https://www.open-mpi.org/software/ompi/v4.1/		
MVAPICH2	MVAPICH2 2.3.7 https://mvapich.cse.ohio- state.edu/download/mvapich/mv2/mvapich2-2.3.7-1.tar			
PAPI	7.1.0	https://icl.utk.edu/papi/		
Arm Compiler for Linux	23.04	https://developer.arm.com/downloads/-/arm-compiler-for-linux		

Building and Installing GCC 12.3 from Source

Prefer Linux Distribution GCC 12 Packages

Many Linux distributions provide packages for GCC 12 compilers that can be installed alongside the

	0	Weather Research and Forece × +				•				
	G	0-I-0	nvidia.github.io/grace-cp	i-benchmarking-guide/applications/WRF/index.html 🗲	*	••••	Ď ∣			÷
1	Q	0	NVIDIA	Grace CPU Benchmarking Guide			€	0	ľ	

Weather Research and Forecasting Model

The Weather Research and Forecasting (WRF) Model is a next-generation mesoscale numerical weather prediction system designed for both atmospheric research and operational forecasting needs. It features two dynamical cores, a data assimilation system, and a software architecture facilitating parallel computation and system extensibility.

Arm64 is supported by the standard WRF distribution as of WRF 4.3.3. The following is an example of how to perform the standard procedure to build and execute on NVIDIA Grace. See http://www2.mmm.ucar.edu/wrf/users/download/get_source.html for more details.

Install WRF

Initial Configuration

Verify that the most recent NVIDIA HPC SDK is available in your environment. The simplest way to do this is to load the nvhpc module file.

module load nvhpc

nvc --version

nvc 23.7-0 linuxarm64 target on aarch64 Linux -tp neoverse-v2 NVIDIA Compilers and Tools Copyright (c) 2022, NVIDIA CORPORATION & AFFILIATES. All rights reserved.

NVIDIA HPC SDK includes optimized MPI compilers and libraries, so you'll also have the appropriate MPI compilers in your path:

\$ which mpirun /opt/nvidia/hpc_sdk/Linux_aarch64/23.7/comm_libs/mpi/bin/mpirun

\$ mpicc -show nvc -I/opt/nvidia/hpc_sdk/Linux_aarch64/23.7/comm_libs/openmpi/openmpi-3.1.5/include -Wl,-rpath -Wl, \$OR

Also verify that your GCC compiler is version 12.3 or later.

gcc --version

CC (GCC) 12 3 0

- --exec-name <string>: HPL executable file

